:::

詳目顯示

回上一頁
題名:利用WAT資料建構晶圓良率預測模型之研究
書刊名:品質學報
作者:張秉裕陳琨太王振宇
作者(外文):Chang, Ping-yuChen, Kuen-taiWang, Chen-yu
出版日期:2011
卷期:18:6
頁次:頁519-538
主題關鍵詞:晶圓良率晶圓允收測試類神經網路Yield modelWafer acceptance testNeural network
原始連結:連回原系統網址new window
相關次數:
  • 被引用次數被引用次數:期刊(0) 博士論文(1) 專書(0) 專書論文(0)
  • 排除自我引用排除自我引用:0
  • 共同引用共同引用:0
  • 點閱點閱:44
隨著半導體生產技術的發展與進步,以及晶圓生產尺寸面積的增大,良率高低一直被半導體產業視為能否獲利的重要指標,因此良率預測模式已然成為半導體產業中相當重要的一個討論議題。早期的研究大多使用晶圓的缺陷數及晶圓面積等變數配合一固定的分配建構良率預測模式,但隨著製程的進步及晶圓面積的增加,晶圓缺陷的分佈有隨機及系統性因素所構成,因而加入了缺陷群聚指標來加以修正模型以提高預測準確度,不過此等固定分配之預測模式並不一定適合於每一種半導體製程,且有可能造成良率預測的不準確及不可靠。本研究利用晶圓允收測試(Wafer Acceptance Test, WAT)資料與晶圓針測良率(Circuit Probe Yield, CP)間之相關性,篩選WAT參數以減少輸入變數的數目,並藉由倒傳遞類神經網路(Backpropagation Neural Network, BPNN)、廣義迴歸類神經網路(General Regression Neural Network, GRNN)及集群資料處理技術(Group Method of Data Handling, GMDH)等分析方法,提出一簡便、有效率且準確度高的良率預測模式,以提供半導體業者於良率管理作業之參考。研究結果顯示使用倒傳遞類神經網路進行晶圓允收測試參數的選取,再配合集群資料處理技術建構良率模型,可達到有效縮減輸入變數、簡化預測模型的目標,且對良率的預測能夠有足夠的準確度及良好的預測效果。
Wafer die yield is a key index of business profit at the semiconductor industry as the development of the semiconductor production technology and wafer size increases. Thus, the wafer die yield prediction models become a very important issue to this industry. Early researches mostly use such parameters as defects on wafer and wafer size cooperate with a regular distribution, such as Poisson distribution or Negative Binomial distribution, to establish the wafer die yield prediction model. However, these prediction methods of yield models might not be suitable and accurate for all semiconductor manufacturers. In this study, we discover the connection between the wafer acceptance test (WAT) data and circuit probe yield. A simple, efficient and accurate wafer die yield prediction model with less WAT parameters is proposed. Various Neural Network analysis techniques such as Backpropagation Neural Network (BPNN), General Regression Neural Network (GRNN) and Group Method of Data Handling (GMDH) are analyzed and compared. Our Result shows Backpropagation Neural Network is valid and efficient in selecting WAT parameters. The GMDH is recommended for establishing the model because of its ability to catch data pattern with less variables and higher accuracy.
期刊論文
1.Hsu, Shao-Chung、Chien, Chen-Fu(2007)。Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing。International Journal of Production Economics,107(1),88-103。  new window
其他
1.李靜宜(2003)。應用倒傳遞類神經網路構建積體電路之良率模式。  延伸查詢new window
2.林瑞山(2004)。類神經網路於測晶圓測試良率之應用。  延伸查詢new window
3.許文輝(1999)。區間神經網路應用於半導體晶圓缺陷辨識及良率估計之設計。  延伸查詢new window
4.許志瑋(2003)。整合缺陷點數與群聚指標之積體電路良率模式。  延伸查詢new window
5.傅旭正(1999)。考慮缺陷來源與群聚現象之積體電路良率模式。  延伸查詢new window
6.楊博欽(2004)。應用自組性演算法建構積體電路之良率模式。  延伸查詢new window
7.劉亭宜(1999)。GRNN在晶圓製造裡良率模式之建構與分析。  延伸查詢new window
8.蔡文傑(2004)。新晶圓缺陷群聚指標之建構。  延伸查詢new window
9.R. S. Collica(1993)。A logistic regression yield model for sram bit fail patterns。  new window
10.B. El-Kareh, A. Ghatalia and A.V. S. Satya(1995)。Yield management in microelectronic manufacturing。  new window
11.C. H. Jun, Y. Hong, S. Y. Kim, K. S. Park and H. Park(1999)。A simulation-based semiconductor chip yield model incorporating a new defect cluster index。  new window
12.T. Kondo A. S. Pandya and H. Nagashino(2007)。GMDH-type neural network algorithm with a feedback loop for structural identification of RBF neural network。  new window
13.B. T. Mmphy(1964)。Cost-size optima of monolithic integrated circuits。  new window
14.T. Okabe, M. Nagata and S. Shimada(1972)。Analysis on yield of integrated circuits and a new expression for the yield。  new window
15.M. Raghavachari, A. Srinivasan and P. Sullo(1997)。Poisson mixture yield models for integrated circuits: a critical review。  new window
16.R. B. Seeds(1967)。Yield and cost analysis of bipolar LSI。  new window
17.D. F. Specht(1991)。A general regression neural network。  new window
18.C. H. Stapper(1973)。Defect density distribution for LSI yield calculations。  new window
19.C. H. Stapper(1991)。On murphy’s yield integral。  new window
20.C. H. Stapper(1989)。Large-area fault clusters and fault tolerance in VLSI circuits: a review。  new window
21.C. H. Stapper(1989)。Small-area fault clusters and fault tolerance in VLSI circuits。  new window
22.L. I. Tong, W. I. Lee and C. T. Su(1997)。Using a neural network-based approach to predict the wafer yield in integrated circuit manufacturing。  new window
23.A. Y. Wong(1996)。A statistical parametric and probe yield analysis methodology。  new window
 
 
 
 
第一頁 上一頁 下一頁 最後一頁 top
:::
無相關期刊論文
 
無相關書籍
 
無相關著作
 
無相關點閱
 
QR Code
QRCODE